## CLOCK DATA RECOVERY CIRCUITRY WITH DYNAMIC SUPPORT FOR CHANGING DATA RATES AND A DYNAMICALLY ADJUSTABLE PPM DETECTOR

Clock data recovery (CDR) circuitry can be [0059] provided with dynamic support for changing data rates caused by the interfacing of different protocols. CDR circuitry, which operates in reference clock mode and data mode, can be controlled by two control signals that signal the CDR circuitry to automatically switch between reference clock mode and data mode, to operate 10 only in reference clock mode, or to operate only in data mode. The control signals can be set by a programmable logic device (PLD), by circuitry external to the PLD, or by user input. A dynamically adjustable 15 parts per million (PPM) detector can also be provided in the CDR circuitry to signal when processing of data during the reference clock mode is completed.